

Diminution of Power in A Non-Volatile SG DG FinFET based 6T SRAM Cell

Neha Borkar
ECE Dept. ITM, Sitholi Road,
Gwalior, Madhya Pradesh, 474001, India
monaborkar05@gmail.com

¹ Shyam Akashe
Associate Professor, ECE Dept. Turari,
Gwalior, Madhya Pradesh, 474001, India
shyam.akashe@yahoo.com

Abstract- In this paper we presented a Shorted Gate (SG) Double Gate (DG) FinFET based 6T SRAM Cell which is non-volatile in nature. For providing the non-volatility a new circuit element called Memristor is used. Memristor signifies the missing relation between the charge and flux among the conventional elements. It retains its previous state even in the condition of sudden power failure. Now-a-days as power is an important consideration for any of the circuit therefore Memristor can be considered as a better candidate for diminution of power. For further reducing the power and other related parameters some power reduction techniques like MTCMOS and Gated- V_{dd} are also applied. The simulations were carried out for conventional SG DG FinFET cell based 6T SRAM cell with Proposed SG DG FinFET based 6T SRAM Cell with Memristors. The techniques applied also shows significant reduction in parameters, like Static power consumption reduces from 42.035 pico-Watt(pW)(conventional circuit) to 40.75 pW(proposed circuit) and goes to 0.423 pW (gated-Vdd).

Keywords— Memristor; Memristance; Non-volatile FinFET; Power Consumption; MTCMOS; Gated-Vdd.

I. INTRODUCTION

With CMOS technologies approaching the scaling ceiling, FinFET's have replaced the present technologies in nanometre regime. SRAM's are widely employed for mobile applications, because of their simplicity and low standby leakage. In recent years the need for low power devices has been escalating immensely. This demand may be due to fast development of battery operated portable appliances such as cell phones, laptops and other handheld devices. But also at same time trouble arising from continuous technology scaling has recently made power reduction a vital design concern for digital circuits.

The paper here describes SRAM cell through double gate (DG) FinFET [1] and highlights the essential improvement in terms of power consumption. Double gate FinFET may be employed using several design types such as shorted gate (SG) and independent gate (IG) [2].

The two gates on either side can be coupled, this switches the FinFET ON or OFF. Double gate FinFET has greater scalability and good cut-off characteristics [3]. Basically, FinFET is designed by means of thin fins which serves as a body which provides ease in conduction and reduces Short Channel Effects (SCE) [4, 5]. Regardless of the following advantages suppose that here the system is failed to recover its state, mainly after an unpredicted power failure, then the Non-volatile logic enables to store/restore states during power on/off operations without the risk of data loss or the consumption of additional time and power [6, 7]. A concept known as non-volatile FinFET (nvFinFET) has been proposed which not only enables chips to attain low power consumption for store operations, but also attain fast power on/off processes and reliable operation even in the event/condition of sudden power failure. It is therefore essential to explore emerging devices for building memory that have lower power dissipation, higher performance, higher density and reliable operation for future computing systems. For providing the non volatility, Memristors are taken into account. The memristor is a new building block for electrical circuits, an addition to the family of "passive" devices that also includes the resistor, the capacitor and the inductor. This device is basically a resistor with varying resistance, dependent on the history of the device. It can be used for memory, where the data is stored as a resistance [8]. Thus it can serve as a memory.

This element can be flipped ON with the current in one direction and OFF with the current in the reverse direction. In this work we would analyze the SRAM cell using non-volatile SG Double Gate FinFET. The paper starts off with the description of memristor and its characteristics followed by the introduction. After that some related works were discussed. Then it goes straight into the structure of




Fig.1. It shows the memristor symbol. In general, it is

¹ Supported by ITM, Gwalior, India, with the collaboration of Cadence System Design, Bangalore, India.

asymmetric and we use the following convention when possible: when a positive voltage is applied to the terminal denoted by the black thick line with respect to the simple terminal, the memory device goes into a state of low resistance.

our proposed circuit, its working principle, then it discusses the perspectives, draws some comparisons, and finally conclusion is drawn.

II. MODELLING OF MEMRISTORS

The memristor is a device which acts as a variable resistance and "remembers" how much amount of current has flowed through it, by altering the voltage across its terminals. The symbol of memristor is shown in Fig. 1. The memristor is regarded as the fourth fundamental circuit element that relates between the charge (q) and the flux (ϕ) as shown in Fig. 2. The existence of the memristor was first postulated by Prof. Leon Chua in 1971 [9] and later generalized to memristive systems in 1976 and many potential applications were also reported, e.g., the memories for low cost technology [10], [11], programmable logic [12] and reconfigurable logic [13].

This simple structure allow the devices to scaled down to < 10 nm in size without suffering from the same problems facing transistor scaling [14]. The memristor is a very small device that can be split into two main parts:

I) a low doped region with high resistance (R_{OFF}).
 II) a high doped region with low resistance (R_{ON}).
 Moreover, the memristor has the ability to retain its state for a long time even after the current has been switched OFF. Strukov et al. [15] presented a physical model of the Memristor that is illustrated in Fig. 3. They used a very thin film TiO_2 , sandwiched between two Platinum (Pt) contacts and one side of the TiO_2 is doped with oxygen vacancies, which are positively charged ions. Therefore, there are two thin films, one is undoped and the other is doped. This doping process makes two different resistances i.e. high resistance (undoped) and low resistance (doped). The semiconductor thin film has a definite length D and the internal state variable w . Thus, the mathematical model for memristive device resistance is described as –

The memristor is properly defined as a two-terminal element in which the flux linkage ϕ_m between the terminals is a function of the amount of electric charge q that has passed through the device.




Fig. 2 Relationship between Four Fundamental Quantities

Each memristor is depicted by its function relating the rate of change of flux with respect to charge.

$$M(q) = \frac{d\phi_m}{dq} \quad (1)$$

Observing from Faraday's law of induction that magnetic flux is basically the time integral of voltage and charge is the time integral of current, we may note down the more convenient form as-

$$M(q(t)) = \frac{\frac{d\phi_m}{dt}}{\frac{dq}{dt}} = \frac{V(t)}{I(t)} \quad (2)$$

It can be inferred from this that memristance's resistance is simply charge-dependent.

If,

$$M(q(t)) = \text{constant}$$

then we obtain Ohm's Law,

$$R(t) = V(t)/I(t) \quad (3)$$

Although $M(q(t))$ is important, but the equation is not alike because $q(t)$ and $M(q(t))$ will differ with time. Resolving for voltage as a function of time we obtain

$$V(t) = M(q(t)) \cdot I(t) \quad (4)$$

where,

$$M(t) = R_{on} \frac{w(t)}{D} + R_{off} \left(1 - \frac{w(t)}{D}\right)$$

This equation reveals that memristance defines a linear relationship between current and voltage, as long as charge does not change. The power consumption attribute recalls that of a resistor i.e. $I^2 R$.

$$P(t) = I(t)V(t) = I^2(t)M(q(t)) \quad (5)$$

As long as $M(q(t))$ varies little, such as in alternating current, the memristor will emerge as a resistor and if $M(q(t))$ increases quickly, however, current and power consumption will rapidly stop. Furthermore, the memristor is static if no current is applied. If $I(t) = 0$, we uncover $V(t) = 0$ and $M(t)$ is constant.

III. CONVENTIONAL FINFET BASED SIX TRANSISTOR(6T) SRAM CELL

The shorted gate DG FinFET SRAM cell structure is superior choice due to the self-alignment of both gates and the fabrication compatibility with the standard CMOS fabrication technology [16]. The other benefits of FinFET based 6T SRAM cell over




Fig. 3(a & b) Memristor Physical Models.




Fig.4 Conventional Shorted Gate DG FinFET 6 T SRAM cell

the existing conventional 6T SRAM cell are Lower leakage, low V_{th} variability due to low channel doping, less variability caused by random dopant. Moreover, it also reduces short channel effects(SCE). The structure of 6T SRAM cell using DG FinFET is shown in Fig. 4. It consists of six SG DG FinFET's in which four DG FinFET's are designed simply by using cross coupled inverters to form a latch (i.e. 2 PMOS and 2NMOS) and two NMOS DG FinFET's transistors which are called as Access Transistors.

These two access transistors serves to control access to the storage cell during read and write operations. The access to the cell is facilitated by the Word Line (WL) which controls the two access transistors M1 and M2 which, in turn, control whether the cell should be connected to the bit lines: Bit Line(BL) and Bit Line Bar (BLB).They are used to perform both read and write operations. There are mainly three operating regions in FinFET based SRAM cell: Hold operation, Write operation and Read operation. All these operations are described below:

In the Hold operation, SRAM is capable of retaining the data as long as it is powered. It means if the word line is disabled ($WL = 0$), the access transistors (M1 and M2) become off and bit line and bit line bar are disconnected from the latch. The two inverters are cross-coupled and they continue to reinforce each other as long as they are connected to the supply voltage (V_{dd}).

The Read and Write operation depends on the WL and two bit lines BL and BLB. For the period in which WL is at high (say, $V_{dd} = 0.7$ V), the access transistors M1 and M2 becomes 'ON' and allow access to the storage nodes 'Q' and 'QB'.

For the write operation, both the bit lines are at opposite voltages i.e. if BL is high, then BLB will be its complement i.e. $BL=1, BLB=0$ or $BL=0, BLB=1$ and when WL enables transistors M1 and M2, the data will be written on the nodes Q and QB.

Similarly, read operation of this cell is inverted of the write operation. For read operation, both bit lines are at high voltage, and WL is raised to high. Since one of the nodes is low, one of the pre-charged bit lines start discharging and at that

instant data can be read at the time of discharging. A sense amplifier is connected to the output node to read the changing value. Therefore read and write cycle is performed.

IV. PROPOSED MEMRISTOR BASED CIRCUIT

Here we proposed a non-volatile FinFET cell i.e. an SG DG FinFET cell which consists of two non-volatile cell i.e. Memristors (MR1 and MR2). The proposed circuit is shown in Fig 5. The conventional FinFET cell is modified to implement the non-volatile functionality by incorporating two Memristors. The Memristor based FinFET cell also consists of two access transistor and two pull-down transistors. The working is same as the conventional one, but in addition here Memristors show changes in resistivity along the direction of low frequency current flow. The Memristors here are allied in opposite directions for making them into high bias condition and low bias condition. Two Pmos devices of a FinFET cell flow current in the forward direction when power is applied making one Memristor in the high bias state. By making a cell discharge all the way through power lines for power down events, one of the Memristor will flow current in the reverse direction. The Memristor will have the low bias state during the power off period. The resistivity mismatch between the two current paths is used for information storage. The directions for current flow are also mentioned in Fig.5. The mismatch will bring back the data stored just before the power down. When the power is on, the load device of the current path having the low bias state will have higher voltage than that of the other path having the high bias state. The latch mechanism of the FinFET cell instantly recovers the original data before the power down. Circuit simulations examine the possibility of circuit malfunction due to this resistivity mismatch. About 2 to 3 % changes may occur. The effect of resistivity changes in the memristor will be practically negligible. Here the




Fig.5 Memristor based SG DG FinFET based 6T SRAM cell.




Fig.6 and Fig. 7 shows FinFET cell with MTCMOS and Gated-V_{dd} Scheme.

Memristors used, prevail over the disadvantages of Conventional FinFET, mainly it provides the non-volatile characteristics to the Conventional circuit and thus offer shorter booting time, and thereby consume less energy and power.

V. POWER REDUCTION TECHNIQUES

The suggested FinFET based 6T SRAM cell with Memristors diminishes power to a significant level but for additional diminution in power, two power reduction techniques are applied.

A. MTCMOS Circuit Technology

MTCMOS mainly known as Multi-Threshold Voltage CMOS Technology [17] has appeared as an increasingly prevalent technique to reduce leakage power during the standby mode, though achieving high speed in the active mode. It is proposed to fulfil both requirements of high-speed and low-power. This MTCMOS technology has two key features:

- 1) Nmos and Pmos with two different threshold voltages are employed in a single chip.
- 2) It has two operational modes, “active” and “sleep,” for proficient power management.

Fig.6 shows the essential MTCMOS circuit scheme with the Proposed SG DG FinFET based 6T SRAM cell. The power terminals are not allied directly to the power supply lines V_{dd} and V_{ss} , but rather to the “virtual” power supply lines V_{ddV} and V_{ssV} .

The real and virtual power lines are linked by transistors M5 and M6. These have a high threshold voltage of about 0.35-0.45 V which serve as sleep control transistors. Signals **SL** (Sleep) and **SLB** (Sleep Bar), which are associated to the gates of M5 and M6, respectively used for active/sleep mode control.

B. Gated V_{dd} Technique

As the technology is scaling Leakage power has been increasing exponentially [18]-[19]. Power-gating or Gated- V_{dd} technique is one of the most effective standby-leakage reduction method recently developed [20]-[24]. In a power gating shut off power supplies. It is shown in Fig. 7.

A sleep transistor can be either a pMOS or nMOS high V_{th} transistor that connects permanent power supply to circuit power supply which is commonly called “virtual power supply”.

Using nMOS gated- V_{dd} transistors, however, significantly diminishes standby energy dissipation through the stacking effect of three nMOS transistors between the bit-lines and ground. Gated- V_{dd} maintains the performance advantages of lower supply and threshold voltages while reducing leakage and leakage energy dissipation. The essential reason for the diminution in leakage is the stacking effect of self reverse-biasing series-connected transistors [25]. Gated- V_{dd} 's extra transistor produces the stacking effect in conjunction with the SRAM cell transistors when the gated- V_{dd} transistor is turned off.

To confirm the outcomes, simulations were carried out which reveals noteworthy diminution as shown.

VI. SIMULATION VERIFICATIONS

A. Power Consumption-

Power consumption is now the major technical problem facing the semiconductor industry [26]. With the growing use of portable and wireless electronic systems decrease in power consumption has become one of the main concerns in today's and system design. For a digital circuit, the overall power consumption includes two components and it can be expressed as-

$$P_{total} = P_{dyn} + P_{static} \quad (6)$$

where,

P_{dyn} = Dynamic power consumption

P_{static} = Static power consumption.

1) Dynamic Power :

The average dynamic power consumption (P_{dyn}) is given by-

$$P_{dyn} = 1/2 C_L V_{dd}^2 \alpha f \quad (7)$$

Where,

C_L is the switching capacitance,

α is the switching activity of output node

Table I.

S. No.	Parameters	Notation	Value
1	Process Technology	-	45nm
2	Supply voltage	V_{dd}	0.7v
3	Resistance of the undoped region	R_{off}	1600
4	Resistance of the doped region	R_{on}	100
5	Dopant mobility	μ	10e-14
6	Length of the memristor	D	10e-9
7	Temperature	T	27°C

Table I shows the Memristor properties, with the help of this table, following parameters are calculated.

And f is the operating frequency.

In (7) the V_{dd}^2 factor suggests reducing supply voltage as the most effective way to decrease power consumption, that means halving the voltage will diminish the power consumption by a factor of four.

2) *Static Power* :

The Static power consumption can be given as –

$$P_{static} = V_{dd} * I_{static} \quad (8)$$

The static power is due to leakage sources in the transistors, including the gate direct tunnelling leakage and the sub-threshold leakage [27]. Static current is determined by the input signal states. Although dynamic power consumption is weakly coupled with temperature variation, static power consumption is a strong function of temperature [28].

B. Power Dissipation -

Power is the product of applied voltage to the circuit and current flow through the circuit due to applied voltage source.

$$\text{Power (P)} = \text{Voltage (V}_{dd}) * \text{Current (I}_{dd}) \quad (9)$$

So this indicates us to define two different types of dissipated power -

1) *Average Power*

Energy consumed by circuit in unit time is known as Average Power [29], which is shown in fig 8 as:

$$P_{avg} = E/T = 1/T \int_0^T (i_{dd}(t) * V_{dd}(t)) \quad (10)$$

2) *Peak Power*

Rate of energy flow in every pulse is called as Peak Power[30].

$$P_{peak} = \frac{E}{\Delta t} \quad (11)$$

The calculation for various power parameters and techniques mentioned above are shown in Table II and graphically in Fig.8 respectively.

VII. CONCLUSION

The memristor has several qualities that make it attractive for memory chips. First, it is non-volatile, so that it remembers its state after electrical current is switched off. Second, it can be scaled to a single nanometer (nm) in size, whereas the one-bit flash memory cell is expected to reach its scaling limit at about 20 nm. Thus, we portrayed a Memristor based SG DG FinFET 6T SRAM cell. Here the memristor elements are used as storage devices. The main disadvantage associated with the SRAM cells and FinFET based SRAM cells is the fact that storage circuits based on this technique cannot retain data, but this problem is also resolved by our proposed nvFinFET SRAM cell. Here the power related parameters are simulated and calculated which shows power reduction as compared to the The circuit is simulated under ideal conditions at 27° C temperature using Cadence virtuoso tool at

Table II.

Types of Power	Conventional FinFET cell	Proposed Memristor based FinFET	MTCM OS (in active mode)	MTCM OS (in sleep mode)	Gated V _{dd}
Dynamic Power	5.356nW	4.982 nW	2.350 nW	2.473 nW	2.404 nW
Static Power	22.44 nW	21.68 nW	4.316 nW	4.821 nW	4.17 nW
Average Power	42.0 pW	40.7 pW	0.43 pW	0.57 pW	0.42pW
Peak Power	4.683μW	4.589 μW	0.822 pW	0.842 pW	1.02 μW

Table II. Shows the Dynamic power consumption (in nano-Watt(nW)). 45 nm technology.

ACKNOWLEDGMENTS

The endeavour in this paper was supported by ITM, Gwalior with the collaboration of Cadence System Design, Bangalore, India.

REFERENCES

[1] N. Collaert, A. Dixit, M. Goodwin, K. G. Anil, R. Rooyackers, B. Degroote, L. H. A. Leunissen, A. et al. "A Functional 41-Stage Ring Oscillator Using Scaled FinFET Devices with 25-Nm Gate Lengths And 10-Nm Fin Widths Applicable For The 45-Nm CMOS Node", IEEE Electron Device Letters, vol.25, no.8, 2004, pp.568-570.

[2] Datta A., Goel A., Cakici R. T., Mahmoodi H., Lekshmanan D., and Roy k., "Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices", IEEE transactions on computer-aided design of integrated circuits and systems, vol.26, no.11, pp.1957-1966, 2007.

[3] K. Okano, T. Izumida, H. Kawasaki, A. Kaneko, A. Yagishita, T. Kanemura, M. Kondo, S. Ito, N. Aoki, K. Miyano et al., "Process Integration Technology and Device Characteristics of CMOS FinFET on Bulk Silicon Substrate with sub-10 nm Fin Width and 20 nm Gate Length", in proceedings of IEEE international conference-IEDM technical digest, pp.721-724, 2005.

[4] Digh Hisamoto, Wen-Chin Lee, Jakub Kedzierski, Hideki Takeuchi, Kazuya Asano Charles Kuo, Erik Anderson et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm, IEEE transactions on electron devices, vol.47, no.12, pp. 2320-2325, 2000.

[5] Shao-Ming Koh, Ganesh S. Samudra, and Yee-Chia Yeo, "Contact Technology for Strained nFinFETs With Silicon-Carbon Source/Drain Stressors Featuring Sulfur Implant and Segregation", IEEE transactions on electron devices, vol.59, no.4, pp.1046-1055, 2012.

[6] Chiu Pi-Fen et al., "Low store energy, low V_{DD} min, 8T2R non-volatile latch and SRAM with vertical-stacked resistive memory (Memristor) devices for low power mobile applications", IEEE Journal of Solid-State Circuits, vol.47, no.6,

pp.1483-1496, 2012.

[7] Chang Meng-Fan, Pi-Feng Chiu, and Shyh-Shyuan Sheu, "Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC", in proceedings of IEEE conference in 17th Asia and South Pacific on Design Automation Conference (ASP-DAC), pp.197-203, 2011.

[8] Kvatinsky Shahar, Nimrod Wald, Guy Satat, Avinoam Kolodny, Uri C. Weiser, and Eby G. Friedman, "MRL—memristor ratioed logic", in proceedings of IEEE 13th International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA), pp.1-6, 2012.

[9] L. O. Chua, "Memristor – the missing circuit element", IEEE Transaction Circuit Theory, vol.18, no.5, pp. 507-519, 1971.

[10] Y. Ho, G. M. Huang, and P. Li, "Non-volatile memristor memory: Device characteristics and design implications", in proceedings of the IEEE International Conference on Computer Aided Design (ICCAD), pp. 485–490, 2009.

[11] K. Eshraghian, K.R. Cho, O. Kavehei, S. Kang, D. Abbott, "Memristor MOS content addressable memory (MCAM): Hybrid architecture for future high performance search engines", IEEE Transaction on Very Large Scale Integration (VLSI) System, vol.19, no.8, pp.1407-1417, 2011.

[12] J. Rajendran, H. Manem, R. Karri, and G. S. Rose, "Memristor based programmable threshold logic array", in proceedings of the IEEE international Symposium Nanoscale Architectures (NANO-ARCH), pp. 5–10, 2010.

[13] Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali et al., "Memristor-CMOS hybrid integrated circuits for reconfigurable logic", Nano Letters, vol.9, no.10, pp.3640–3645, 2009.

[14] Lu, Wei, Kuk-Hwan Kim, Ting Chang, and Siddharth Gaba, "Two-terminal resistive switches (memristors) for memory and logic applications", in Proceedings of the IEEE 16th Asia and South Pacific In Design Automation Conference (ASP-DAC), pp.217-223, 2011.

[15] D. B. Strukov, G. Snider, D. Stewart, R. S. Williams, "The missing memristor found", Nature, vol.453, no.7191, pp. 80-83, 2008.

[16] Wang, F., Xie, Y., Bernstein, K., & Luo Y, "Dependability analysis of nano-scale FinFET circuits", IEEE Computer Society Annual Symposium in Emerging VLSI Technologies and Architectures, pp.6, 2006.

[17] S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS", IEEE Journal of Solid-State Circuits, vol. 30, pp. 847–853, 1995.

[18] Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodimeimand, "Leakage current mechanism and leakage reduction techniques in deep-submicrometer CMOS circuits", IEEE Proceedings, vol. 91, no.2, 2003.

[19] Lee David Blaauw, and Dennis Sylvester, "Gate oxide leakage current analysis and reduction for VLSI circuits", IEEE Transactions on VLSI, Vol. 12, no.2, 2004.

[20] Powell Michael, Se-Hyun Yang, Babak Falsafi, Kaushik Roy, and T. N. Vijaykumar, "Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories", in proceedings of the International Symposium on Low Power Electronics Design, pp. 90-95, 2000.

[21] Shigematsu, Satoshi, Shinichiro Mutoh, Yasuyuki Matsuya, Yasuyuki Tanabe, and Junzo Yamada, "A 1-V high-speed MTCMOS circuit scheme for power-down application circuits", IEEE Journal of Solid-State Circuits, vol. 32, no.6, 1997.

[22] Benton H Calhoun, Frank A Honore and Anantha P Chandrakasan, "A leakage reduction methodology for distributed MTCMOS", IEEE Journal of Solid-State Circuits, vol. 39, no.5, pp. 818-826, 2004.

[23] Long, Changbo, and Lei He, "Distributed sleep transistor network for power reduction", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, no.9, pp.937-946, 2004.

[24] Ramalingam, Anand, Bin Zhang, Anirudh Devgan, and David Z. Pan, "Sleep transistor sizing using timing criticality and temporal currents", in Proceedings of the Asia and South Pacific Design Automation Conference, pp.1094-1097, 2005.

[25] Ye Yibin, Shekhar Borkar, and Vivek De, "A new technique for standby leakage reduction in high-performance circuits", IEEE Symposium on Digest of Technical Papers In VLSI Circuits, pp: 40-41, 1998.

[26] Kim Nam Sung, Todd Austin, D. et al. "Leakage current: Moore's law meets static power", Computer vol.36, no.12, pp: 68-75, 2003.

[27] Roy Kaushik, Saibal Mukhopadhyay, and Hamid Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits", in proceedings of the IEEE, vol.91, no.2, pp.305-327, 2003.

[28] Choi, Jung Hwan, Aditya Bansal, Mesut Meterellioz, Jayathi Murthy, and Kaushik Roy, "Self-consistent approach to leakage power and temperature estimation to predict thermal runaway in FinFET circuits", IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol.26, no.11, pp.2059-2068, 2007

[29] Ahmed Sayed, Hussain Al-Asaad, "A New Low Power High performance Flip-Flop", IEEE proceedings on 49th International Midwest Symposium on Circuit and systems, (MWSCAS), vol.1, pp.723-727, 2006.

[30] Photonics Technical Note #1 Power Meters and Detectors.




Fig.8 Shows the various Power parameters calculated.